Sciweavers

3579 search results - page 267 / 716
» Transformations of software models into performance models
Sort
View
ISORC
2005
IEEE
15 years 11 months ago
RMMC Programming Model and Support Execution Engine in the TMO Programming Scheme
: While the conventional remote method invocation mechanism has been considered for a long time as the primary approach for facilitating interactions among real-time objects, a mul...
K. H. (Kane) Kim, Yuqing Li, Sheng Liu, Moon-hae K...
164
Voted
ICIP
2009
IEEE
15 years 3 months ago
Model based analysis for quantization parameter cascading in hierarchical video coding
Originally, the hierarchical coding structure was proposed to achieve temporal scalability. Soon after, it was realized that with a proper quantization parameter cascading (QPC) s...
Xiang Li, Peter Amon, Andreas Hutter, André...
CGO
2007
IEEE
16 years 10 days ago
Microarchitecture Sensitive Empirical Models for Compiler Optimizations
This paper proposes the use of empirical modeling techniques for building microarchitecture sensitive models for compiler optimizations. The models we build relate program perform...
Kapil Vaswani, Matthew J. Thazhuthaveetil, Y. N. S...
SIGOPS
2010
179views more  SIGOPS 2010»
15 years 22 days ago
Online cache modeling for commodity multicore processors
Modern chip-level multiprocessors (CMPs) contain multiple processor cores sharing a common last-level cache, memory interconnects, and other hardware resources. Workloads running ...
Richard West, Puneet Zaroo, Carl A. Waldspurger, X...
FPL
2003
Springer
95views Hardware» more  FPL 2003»
15 years 11 months ago
A Model for Hardware Realization of Kernel Loops
Abstract. Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In...
Jirong Liao, Weng-Fai Wong, Tulika Mitra