Sciweavers

1640 search results - page 104 / 328
» Transistor-Level Timing Analysis Using Embedded Simulation
Sort
View
HM
2007
Springer
180views Optimization» more  HM 2007»
15 years 6 months ago
Empirical Analysis of Two Different Metaheuristics for Real-World Vehicle Routing Problems
We present two hybrid Metaheuristics, a hybrid Iterated Local Search and a hybrid Simulated Annealing, for solving real-world extensions of the Vehicle Routing Problem with Time Wi...
Tonci Caric, Juraj Fosin, Ante Galic, Hrvoje Gold,...
CASES
2003
ACM
15 years 8 months ago
Clustered calculation of worst-case execution times
Knowing the Worst-Case Execution Time (WCET) of a program is necessary when designing and verifying real-time systems. A correct WCET analysis method must take into account the po...
Andreas Ermedahl, Friedhelm Stappert, Jakob Engblo...
WSC
2007
15 years 5 months ago
An analysis of tool capabilities in the photolithography area of an ASIC fab
Photolithography is generally regarded as the most constraining element in semiconductor manufacturing. This is primarily attributable to the high capital investment and extensive...
P. J. Byrne, Cathal Heavey, Kamil Erkan Kabak
IPSN
2011
Springer
14 years 6 months ago
Exploration of path space using sensor network geometry
In a sensor network there are many paths between a source and a destination. An efficient method to explore and navigate in the ‘path space’ can help many important routing p...
Ruirui Jiang, Xiaomeng Ban, Mayank Goswami, Wei Ze...
TPDS
1998
129views more  TPDS 1998»
15 years 2 months ago
The Offset Cube: A Three-Dimensional Multicomputer Network Topology Using Through-Wafer Optics
—Three-dimensional packaging technologies are critical for enabling ultra-compact, massively parallel processors (MPPs) for embedded applications. Through-wafer optical interconn...
W. Stephen Lacy, José Cruz-Rivera, D. Scott...