1640 search results - page 115 / 328 » Transistor-Level Timing Analysis Using Embedded Simulation |
117
click to vote
WSC
2007
15 years 5 months ago
2007
Agility, speed and flexibility in production networks are required in today's global competition in the flat world. The accuracy of order date delivery promises is a key elem...
162
click to vote
EEF
2000
15 years 6 months ago
2000
Both the logic and the stochastic analysis of discrete-state systems are hindered by the combinatorial growth of the state space underlying a high-level model. In this work, we con...
123
click to vote
DATE
2007
IEEE
15 years 9 months ago
2007
IEEE
In highly power constrained sensor networks, harvesting energy from the environment makes prolonged or even perpetual execution feasible. In such energy harvesting systems, energy...
124
click to vote
WSC
1997
15 years 4 months ago
1997
Excellent production design and planning depends on accurate simulation of a high quality layout. A good layout project will always begin with an analysis of the production volume...
130
click to vote
PADS
2006
ACM
15 years 9 months ago
2006
ACM
In this paper we present a detailed analysis of the performance of the Decision Theoretic Read Delay (DTRD) optimistic synchronisation algorithm for simulations of Multistems. We ...