Sciweavers

1640 search results - page 126 / 328
» Transistor-Level Timing Analysis Using Embedded Simulation
Sort
View
WSCG
2003
149views more  WSCG 2003»
15 years 4 months ago
Simulating Deformable Tools with Haptic Feedback in a Virtual Environment
Simulations for training and analysis incorporating haptic feedback are becoming more popular and the sophistication of these simulations is increasing. Many systems now allow a r...
Stephen D. Laycock, A. M. Day
CASE
2011
102views more  CASE 2011»
14 years 3 months ago
Towards an automated verification process for industrial safety applications
— Legacy systems that do not conform to the norms and regulations imposed by recent safety standards have to be upgraded to meet safety requirements. In this paper, we describe a...
Kleanthis Thramboulidis, Doaa Soliman, Georg Frey
ITC
1999
IEEE
98views Hardware» more  ITC 1999»
15 years 7 months ago
A design diversity metric and reliability analysis for redundant systems
Design diversity has long been used to protect redundant systems against common-mode failures. The conventional notion of diversity relies on "independent" generation of...
Subhasish Mitra, Nirmal R. Saxena, Edward J. McClu...
RTSS
2009
IEEE
15 years 9 months ago
On the Scheduling of Mixed-Criticality Real-Time Task Sets
Abstract—The functional consolidation induced by the costreduction trends in embedded systems can force tasks of different criticality (e.g. ABS Brakes with DVD) to share a proce...
Dionisio de Niz, Karthik Lakshmanan, Ragunathan Ra...
CODES
2008
IEEE
15 years 4 months ago
Slack analysis in the system design loop
We present a system-level technique to analyze the impact of design optimizations on system-level timing dependencies. This technique enables us to speed up the design cycle by su...
Girish Venkataramani, Seth Copen Goldstein