Sciweavers

1640 search results - page 172 / 328
» Transistor-Level Timing Analysis Using Embedded Simulation
Sort
View
ISQED
2002
IEEE
105views Hardware» more  ISQED 2002»
15 years 8 months ago
Impact Analysis of Process Variability on Clock Skew
This paper presents a methodology for the statistical analysis of clock tree structures. It allows to accurately predict and analyze the impact of process variation on clock skew....
Enrico Malavasi, Stefano Zanella, Min Cao, Julian ...
ICCD
2008
IEEE
167views Hardware» more  ICCD 2008»
15 years 10 months ago
Exploiting spare resources of in-order SMT processors executing hard real-time threads
— We developed an SMT processor that allows a static WCET analysis of several hard real-time threads and uses the remaining resources for soft or non real-time threads. The analy...
Jörg Mische, Sascha Uhrig, Florian Kluge, The...
149
Voted
CODES
2007
IEEE
15 years 9 months ago
Compile-time decided instruction cache locking using worst-case execution paths
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
Heiko Falk, Sascha Plazar, Henrik Theiling
VLSID
2004
IEEE
147views VLSI» more  VLSID 2004»
16 years 3 months ago
Computing Silent Gate Models for Noise Analysis from Slew and Delay Tables
Abstract--In this paper, we present a new approach to calculate the steady state resistance values for CMOS library gates. These resistances are defined as simple equivalent models...
Shabbir H. Batterywala, Narendra V. Shenoy
118
Voted
CAMP
2005
IEEE
15 years 9 months ago
Principles of a CMOS Sensor Dedicated to Face Tracking and Recognition
— This paper describes the main principles of a vision sensor dedicated to the detecting and tracking faces in video sequences. For this purpose, a current mode CMOS active senso...
Dominique Ginhac, Eri Prasetyo, Michel Paindavoine...