1640 search results - page 214 / 328 » Transistor-Level Timing Analysis Using Embedded Simulation |
134
click to vote
FPL
2010
Springer
15 years 1 months ago
2010
Springer
One of the more popular placement algorithms for Field Programmable Gate Arrays (FPGAs) is called Simulated Annealing (SA). This algorithm tries to create a good quality placement ...
122
click to vote
INFOCOM
1998
IEEE
15 years 7 months ago
1998
IEEE
The rapid growth of the World Wide Web in recent years has caused a significant shift in the composition of Internet traffic. Although past work has studied the behavior of TCP dy...
137
click to vote
BMCBI
2010
15 years 3 months ago
2010
Background: The information provided by dense genome-wide markers using high throughput technology is of considerable potential in human disease studies and livestock breeding pro...
127
click to vote
ICRA
2007
IEEE
15 years 9 months ago
2007
IEEE
— In this paper, we investigate the operation of the Queue-formation structure (or Q-structure) in multi-robot teams with limited communications. Information flow is divided int...
186
click to vote
BDIM
2008
IEEE
15 years 9 months ago
2008
IEEE
—Knowing the dependencies among computing assets and services provides insights into the computing and business landscape, therefore, facilitating low-risk timely changes in supp...