Sciweavers

1640 search results - page 81 / 328
» Transistor-Level Timing Analysis Using Embedded Simulation
Sort
View
98
Voted
EXPERT
2002
129views more  EXPERT 2002»
15 years 2 months ago
Modeling and Simulating Work Practice: A Method for Work Systems Design
er than abstracting human behavior as work processes or tasks--functional idealizations of the work to be accomplished--we model people's activities comprehensively and chrono...
Maarten Sierhuis, William J. Clancey
132
Voted
DAC
2007
ACM
16 years 3 months ago
Global Critical Path: A Tool for System-Level Timing Analysis
An effective method for focusing optimization effort on the most important parts of a design is to examine those elements on the critical path. Traditionally, the critical path is...
Girish Venkataramani, Mihai Budiu, Tiberiu Chelcea...
RTCSA
2007
IEEE
15 years 8 months ago
An MPSoC Performance Estimation Framework Using Transaction Level Modeling
— To use the tremendous hardware resources available in next generation MultiProcessor Systems-on-Chip (MPSoC) efficiently, rapid and accurate design space exploration (DSE) met...
Rabie Ben Atitallah, Smaïl Niar, Samy Meftali...
160
Voted
BMCBI
2011
14 years 6 months ago
A Simple Approach to Ranking Differentially Expressed Gene Expression Time Courses through Gaussian Process Regression
Background: The analysis of gene expression from time series underpins many biological studies. Two basic forms of analysis recur for data of this type: removing inactive (quiet) ...
Alfredo A. Kalaitzis, Neil D. Lawrence
123
Voted
IDEAL
2007
Springer
15 years 8 months ago
Partitioning-Clustering Techniques Applied to the Electricity Price Time Series
Clustering is used to generate groupings of data from a large dataset, with the intention of representing the behavior of a system as accurately as possible. In this sense, cluster...
Francisco Martínez-Álvarez, Alicia T...