Sciweavers

87 search results - page 6 / 18
» Trends and techniques for energy efficient architectures
Sort
View
DATE
2004
IEEE
144views Hardware» more  DATE 2004»
15 years 1 months ago
Cache-Aware Scratchpad Allocation Algorithm
In the context of portable embedded systems, reducing energy is one of the prime objectives. Most high-end embedded microprocessors include onchip instruction and data caches, alo...
Manish Verma, Lars Wehmeyer, Peter Marwedel
ISLPED
2003
ACM
115views Hardware» more  ISLPED 2003»
15 years 2 months ago
Reducing energy and delay using efficient victim caches
In this paper, we investigate methods for improving the hit rates in the first level of memory hierarchy. Particularly, we propose victim cache structures to reduce the number of ...
Gokhan Memik, Glenn Reinman, William H. Mangione-S...
EMSOFT
2008
Springer
14 years 11 months ago
Energy efficient streaming applications with guaranteed throughput on MPSoCs
In this paper we present a design space exploration flow to achieve energy efficiency for streaming applications on MPSoCs while meeting the specified throughput constraints. The ...
Jun Zhu, Ingo Sander, Axel Jantsch
ICC
2007
IEEE
142views Communications» more  ICC 2007»
15 years 3 months ago
Energy efficiency of MIMO-based Sensor Networks with a Cooperative Node Selection Algorithm
– Low-cost and low-power sensor nodes forming Wireless Sensor Networks (WSNs) have become suitable for a wide range of applications during recent years. These networks, due to th...
George N. Bravos, Athanasios G. Kanatas
HPCA
2002
IEEE
15 years 10 months ago
The Minimax Cache: An Energy-Efficient Framework for Media Processors
This work is based on our philosophy of providing interlayer system-level power awareness in computing systems [26, 27]. Here, we couple this approach with our vision of multipart...
Osman S. Unsal, Israel Koren, C. Mani Krishna, Csa...