895 search results - page 101 / 179 » Triangulating Topological Spaces |
101
click to vote
GLVLSI
2009
IEEE
15 years 7 months ago
2009
IEEE
In the context of nanoscale networks-on-chip (NoCs), each link implementation solution is not just a specific synthesis optimization technique with local performance and power im...
110
Voted
DAC
2003
ACM
15 years 6 months ago
2003
ACM
We present a new technique to examine the trade-off regions of a circuit where its competing performances become “simultaneously optimal”, i.e. Pareto optimal. It is based on ...
103
Voted
GRAPHICSINTERFACE
2001
15 years 2 months ago
2001
This paper presents a novel selective refinement scheme of progressive meshes. In previous schemes, topology information in the neighborhood of a collapsed edge is stored in the a...
105
click to vote
TCAD
1998
15 years 9 days ago
1998
— Conventional methods for optimal sizing of wires and transistors use linear resistor-capacitor (RC) circuit models and the Elmore delay as a measure of signal delay. If the RC ...
114
click to vote
INFOCOM
2010
IEEE
14 years 11 months ago
2010
IEEE
Abstract—Distributed storage systems provide large-scale reliable data storage by storing a certain degree of redundancy in a decentralized fashion on a group of storage nodes. T...