1240 search results - page 131 / 248 » Trusted Design in FPGAs |
144
click to vote
ANCS
2011
ACM
13 years 10 months ago
2011
ACM
Network virtualization has emerged as a powerful technique to deploy novel services and experimental protocols over shared network infrastructures. Although recent research has hi...
102
Voted
FPGA
2003
ACM
15 years 3 months ago
2003
ACM
One of the most difficult and time-consuming steps in the creation of an FPGA is its transistor-level design and physical layout. Modern commercial FPGAs typically consume anywher...
77
Voted
ICCAD
2004
IEEE
15 years 7 months ago
2004
IEEE
In this paper we study the technology mapping problem for FPGA architectures to minimize chip area, or the total number of lookup tables (LUTs) of the mapped design, under the chi...
79
Voted
ICCAD
1994
IEEE
15 years 2 months ago
1994
IEEE
We consider the problem of performance driven lookup-table (LUT) based technology mapping for FPGAs using a general delay model. In the general delay model, each interconnection e...
91
Voted
FPGA
2010
ACM
15 years 7 months ago
2010
ACM
Guarded evaluation is a power reduction technique that involves identifying sub-circuits (within a larger circuit) whose inputs can be held constant (guarded) at specific times d...