Sciweavers

628 search results - page 37 / 126
» Tying Memory Management to Parallel Programming Models
Sort
View
DAC
2007
ACM
15 years 11 months ago
Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification
Programming multi-processor systems-on-chip (MPSoC) involves partitioning and mapping of sequential reference code onto multiple parallel processing elements. The immense potentia...
Pramod Chandraiah, Rainer Dömer
GLVLSI
2007
IEEE
154views VLSI» more  GLVLSI 2007»
15 years 4 months ago
A design kit for a fully working shared memory multiprocessor on FPGA
This paper presents a framework to design a shared memory multiprocessor on a programmable platform. We propose a complete flow, composed by a programming model and a template ar...
Antonino Tumeo, Matteo Monchiero, Gianluca Palermo...
SIGMETRICS
2011
ACM
161views Hardware» more  SIGMETRICS 2011»
14 years 28 days ago
Modeling program resource demand using inherent program characteristics
The workloads in modern Chip-multiprocessors (CMP) are becoming increasingly diversified, creating different resource demands on hardware substrate. It is necessary to allocate h...
Jian Chen, Lizy Kurian John, Dimitris Kaseridis
CCGRID
2006
IEEE
15 years 4 months ago
How the JSDL can Exploit the Parallelism?
The description of the jobs is a very important issue for the scheduling and management of Grid jobs. Since there are a lot of different languages for describing Grid jobs, the GG...
Ivan Rodero, Francesc Guim, Julita Corbalán...
IEEEPACT
2003
IEEE
15 years 3 months ago
Constraint Graph Analysis of Multithreaded Programs
This paper presents a framework for analyzing the performance of multithreaded programs using a model called a constraint graph. We review previous constraint graph definitions fo...
Harold W. Cain, Mikko H. Lipasti, Ravi Nair