Sciweavers

872 search results - page 35 / 175
» UML-based design test generation
Sort
View
ICCD
2006
IEEE
127views Hardware» more  ICCD 2006»
15 years 10 months ago
Power Droop Testing
Circuit activity is a function of input patterns. When circuit activity changes abruptly, it can cause sudden drop or rise in power supply voltage. This change is known as power d...
Ilia Polian, Alejandro Czutro, Sandip Kundu, Bernd...
62
Voted
ITC
2003
IEEE
108views Hardware» more  ITC 2003»
15 years 7 months ago
Optical and Electrical Testing of Latchup in I/O Interface Circuits
Backside light emission and electrical measurements were used to evaluate the susceptibility to latchup of externally cabled I/O pins for a 0.13 µm technology generation [1,2] te...
Franco Stellari, Peilin Song, Moyra K. McManus, Ro...
DAC
2002
ACM
16 years 2 months ago
Embedded software-based self-testing for SoC design
At-speed testing of high-speed circuits is becoming increasingly difficult with external testers due to the growing gap between design and tester performance, growing cost of high...
Angela Krstic, Wei-Cheng Lai, Kwang-Ting Cheng, Li...
94
Voted
AIIDE
2007
15 years 4 months ago
Level Annotation and Test by Autonomous Exploration: Abbreviated Version
This paper proposes the use of an autonomous exploring agent to generate and annotate the waypoint graph as an offline process during level development. The explorer incrementally...
Christian Darken
TAICPART
2006
IEEE
134views Education» more  TAICPART 2006»
15 years 8 months ago
Integration Testing of Components Guided by Incremental State Machine Learning
The design of complex systems, e.g., telecom services, is nowadays usually based on the integration of components (COTS), loosely coupled in distributed architectures. When compon...
Keqin Li 0002, Roland Groz, Muzammil Shahbaz