Sciweavers

1217 search results - page 114 / 244
» Uncertainty-aware circuit optimization
Sort
View
FPGA
2004
ACM
234views FPGA» more  FPGA 2004»
15 years 3 months ago
An embedded true random number generator for FPGAs
Field Programmable Gate Arrays (FPGAs) are an increasingly popular choice of platform for the implementation of cryptographic systems. Until recently, designers using FPGAs had le...
Paul Kohlbrenner, Kris Gaj
ACSD
2003
IEEE
105views Hardware» more  ACSD 2003»
15 years 3 months ago
Detecting State Coding Conflicts in STG Unfoldings Using SAT
Abstract. The behaviour of asynchronous circuits is often described by Signal Transition Graphs (STGs), which are Petri nets whose transitions are interpreted as rising and falling...
Victor Khomenko, Maciej Koutny, Alexandre Yakovlev
ARVLSI
2001
IEEE
289views VLSI» more  ARVLSI 2001»
15 years 3 months ago
A High-Performance 64-bit Adder Implemented in Output Prediction Logic
Output Prediction Logic (OPL) is a technique that can be applied to conventional CMOS logic families to obtain considerable speedups. When applied to static CMOS, OPL retains the ...
Sheng Sun, Larry McMurchie, Carl Sechen
FPGA
2000
ACM
109views FPGA» more  FPGA 2000»
15 years 3 months ago
Heterogeneous technology mapping for FPGAs with dual-port embedded memory arrays
It has become clear that on-chip storage is an essential component of high-density FPGAs. These arrays were originally intended to implement storage, but recent work has shown tha...
Steven J. E. Wilton
AAAI
2008
15 years 1 months ago
Diagnosing Faults in Electrical Power Systems of Spacecraft and Aircraft
Electrical power systems play a critical role in spacecraft and aircraft, and they exhibit a rich variety of failure modes. This paper discusses electrical power system fault diag...
Ole J. Mengshoel, Adnan Darwiche, Keith Cascio, Ma...