Sciweavers

1217 search results - page 15 / 244
» Uncertainty-aware circuit optimization
Sort
View
70
Voted
INTEGRATION
2008
94views more  INTEGRATION 2008»
14 years 9 months ago
Variability in nanometer CMOS: Impact, analysis, and minimization
Variation is a significant concern in nanometer-scale CMOS due to manufacturing equipment being pushed to fundamental limits, particularly in lithography. In this paper, we review...
Dennis Sylvester, Kanak Agarwal, Saumil Shah
ICCAD
1995
IEEE
163views Hardware» more  ICCAD 1995»
15 years 1 months ago
Signal integrity optimization on the pad assignment for high-speed VLSI design
Pad assignment with signal integrity optimization is very important for high-speed VLSI design. In this paper, an efficient method is proposed to effectively minimize both simulta...
Kai-Yuan Chao, D. F. Wong
ISLPED
2007
ACM
138views Hardware» more  ISLPED 2007»
14 years 11 months ago
Power optimal MTCMOS repeater insertion for global buses
This paper addresses the problem of power-optimal repeater insertion for global buses in the presence of crosstalk noise. MTCMOS technique by inserting high-Vth sleep transistors ...
Hanif Fatemi, Behnam Amelifard, Massoud Pedram
ICCAD
1997
IEEE
142views Hardware» more  ICCAD 1997»
15 years 1 months ago
Library-less synthesis for static CMOS combinational logic circuits
Traditional synthesis techniques optimize CMOS circuits in two phases i) logic minimization and ii) library mapping phase. Typically, the structures and the sizes of the gates in ...
Sergey Gavrilov, Alexey Glebov, Satyamurthy Pullel...
DAGSTUHL
2006
14 years 10 months ago
The optimal sequence compression
This paper presents the optimal compression for sequences with undefined values. Let we have (N -m) undefined and m defined positions in the boolean sequence V of length N. The se...
Alexander E. Andreev