Sciweavers

1217 search results - page 51 / 244
» Uncertainty-aware circuit optimization
Sort
View
ISCAS
2003
IEEE
111views Hardware» more  ISCAS 2003»
15 years 4 months ago
An efficient transistor optimizer for custom circuits
We present an equation-based transistor size optimizer that minimizes delay of custom circuits. Our method uses static timing analysis to find the critical paths and numerical met...
Xiao Yan Yu, Vojin G. Oklobdzija, William W. Walke...
ASPDAC
2000
ACM
89views Hardware» more  ASPDAC 2000»
15 years 3 months ago
Circuit performance oriented device optimization using BSIM3 pre-silicon model parameters
We propose a circuit performance oriented device optimization methodology using pre-silicon parameters and critical paths which represent the performance of the chip. Based on our...
Mikako Miyama, Shiro Kamohara
INTEGRATION
2010
172views more  INTEGRATION 2010»
14 years 9 months ago
Analog circuits optimization based on evolutionary computation techniques
1 — This paper presents a new design automation tool based on a modified genetic algorithm kernel, in order to increase efficiency on the analog circuit and system design cycle. ...
Manuel F. M. Barros, Jorge Guilherme, Nuno Horta
ASPDAC
2006
ACM
93views Hardware» more  ASPDAC 2006»
15 years 5 months ago
Electrothermal analysis and optimization techniques for nanoscale integrated circuits
Abstract— With technology scaling, on-chip power densities are growing steadily, leading to the point where temperature has become an important consideration in the design of ele...
Yong Zhan, Brent Goplen, Sachin S. Sapatnekar
ICCAD
2006
IEEE
121views Hardware» more  ICCAD 2006»
15 years 8 months ago
Carbon nanotube transistor circuits: models and tools for design and performance optimization
In this paper, we describe the development of device models and tools for the design of new transistors such as the carbon nanotube transistor. An HSPICE model for enhancement mod...
H.-S. Philip Wong, Jie Deng, Arash Hazeghi, Tejas ...