1217 search results - page 56 / 244 » Uncertainty-aware circuit optimization |
ICCAD
2008
IEEE
15 years 5 months ago
2008
IEEE
— To save power consumption, it has been shown that the clock signal can be gated without changing the functionality under certain clock-gating conditions. We observe that the cl...
ASPDAC
2009
ACM
15 years 3 months ago
2009
ACM
— In three-dimensional (3D) chips, the amount of supply current per package pin is significantly more than in two-dimensional (2D) designs. Therefore, the power supply noise pro...
IWSOC
2005
IEEE
15 years 4 months ago
2005
IEEE
This paper explores the design and optimization of Quasi-Floating Gate MOS techniques to lowvoltage/low-power digital circuitry. The simulated power consumption of standard CMOS g...
DAC
2001
ACM
16 years 4 days ago
2001
ACM
DAC
2002
ACM
16 years 4 days ago
2002
ACM