Formal verification is an important issue in circuit and system design. In this context, Bounded Model Checking (BMC) is one of the most successful techniques. But even if all sp...
The outcome of verifying software is often a `counterexample', i.e., a listing of the actions and states of a behavior not satisfying the specification. In order to understan...
"These course notes are addressed to a wide audience of people interested in modern programming languages in general, ML-like languages in particular, or simply in OCaml, whet...
Due to the generality and complexity of enterprise systems, they are challenging to implement and deploy successfully in organizations. Many of these problems are rooted in the wa...
This paper explores the impact of Enterprise Resource Planning (ERP) systems using the individual manufacturing facility as the level of analysis. A model of ERP costs and benefit...