Sciweavers

402 search results - page 75 / 81
» Understanding transactional memory performance
Sort
View
EUROPAR
2007
Springer
15 years 1 months ago
Efficient Parallel Simulation of Large-Scale Neuronal Networks on Clusters of Multiprocessor Computers
To understand the principles of information processing in the brain, we depend on models with more than 105 neurons and 109 connections. These networks can be described as graphs o...
Hans E. Plesser, Jochen M. Eppler, Abigail Morriso...
ECOOP
2006
Springer
15 years 1 months ago
The Runtime Structure of Object Ownership
Object-oriented programs often require large heaps to run properly or meet performance goals. They use high-overhead collections, bulky data models, and large caches. Discovering t...
Nick Mitchell
CONCURRENCY
2007
95views more  CONCURRENCY 2007»
14 years 9 months ago
Automated and accurate cache behavior analysis for codes with irregular access patterns
Abstract. The memory hierarchy plays an essential role in the performance of current computers, thus good analysis tools that help predict and understand its behavior are required....
Diego Andrade, Manuel Arenaz, Basilio B. Fraguela,...
CORR
2011
Springer
181views Education» more  CORR 2011»
14 years 4 months ago
Study of Throughput and Delay in Finite-Buffer Line Networks
—In this work, we study the effects of finite buffers on the throughput and delay of line networks with erasure links. We identify the calculation of performance parameters such...
Badri N. Vellambi, Nima Torabkhani, Faramarz Fekri
CHI
2011
ACM
14 years 29 days ago
How a freeform spatial interface supports simple problem solving tasks
We developed DataBoard, a freeform spatial interface, to support users in simple problem solving tasks. To develop a deeper understanding of the role of space and the tradeoffs be...
Eser Kandogan, Juho Kim, Thomas P. Moran, Pablo Pe...