Sciweavers

10 search results - page 1 / 2
» Unified microprocessor core storage
Sort
View
CF
2007
ACM
13 years 8 months ago
Unified microprocessor core storage
The organization and management of microprocessor storage structures (e.g., L1 caches, TLBs, etc.) is critical to the performance and energy consumption of the microprocessor. We ...
Albert Meixner, Daniel J. Sorin
VLSID
2000
IEEE
135views VLSI» more  VLSID 2000»
13 years 7 months ago
Performance and Functional Verification of Microprocessors
We address the problem of verifying the correctness of pre-silicon models of a microprocessor. We touch on the latest advances in this area by considering two different aspects of...
Pradip Bose, Jacob A. Abraham
WWW
2007
ACM
14 years 4 months ago
Providing session management as core business service
It is extremely hard for a global organization with services over multiple channels to capture a consistent and unified view of its data, services, and interactions. While SOA and...
Ismail Ari, Jun Li, Riddhiman Ghosh, Mohamed Dekhi...
DATE
2006
IEEE
96views Hardware» more  DATE 2006»
13 years 10 months ago
Multi-sensor configurable platform for automotive applications
This paper presents a configurable and generic platform architecture suitable to interface several kinds of sensors for automotive applications. A platform-based design approach i...
L. Serafini, F. Carrai, T. Ramacciotti, V. Zolesi
ISCA
2010
IEEE
413views Hardware» more  ISCA 2010»
13 years 9 months ago
Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing
As CMOS scales beyond the 45nm technology node, leakage concerns are starting to limit microprocessor performance growth. To keep dynamic power constant across process generations...
Xiaochen Guo, Engin Ipek, Tolga Soyata