Sciweavers

54 search results - page 1 / 11
» Update-Based Cache Coherence Protocols for Scalable Shared-M...
Sort
View
70
Voted
HICSS
1994
IEEE
143views Biometrics» more  HICSS 1994»
15 years 4 months ago
Update-Based Cache Coherence Protocols for Scalable Shared-Memory Multiprocessors
David Glasco, Bruce Delagi, Michael J. Flynn
HIPC
2007
Springer
15 years 6 months ago
Direct Coherence: Bringing Together Performance and Scalability in Shared-Memory Multiprocessors
Traditional directory-based cache coherence protocols suffer from long-latency cache misses as a consequence of the indirection introduced by the home node, which must be accessed...
Alberto Ros, Manuel E. Acacio, José M. Garc...
111
Voted
TC
1998
15 years 3 days ago
Design Verification of the S3.mp Cache-Coherent Shared-Memory System
—This paper describes the methods used to formulate and validate the memory subsystem of the cache-coherent Sun Scalable emory MultiProcessor (S3.mp) at three levels of abstracti...
Fong Pong, Michael C. Browne, Gunes Aybay, Andreas...
ICPP
2007
IEEE
15 years 6 months ago
Integrating Memory Compression and Decompression with Coherence Protocols in Distributed Shared Memory Multiprocessors
Ever-increasing memory footprint of applications and increasing mainstream popularity of shared memory parallel computing motivate us to explore memory compression potential in di...
Lakshmana Rao Vittanala, Mainak Chaudhuri
SC
1992
ACM
15 years 4 months ago
Willow: A Scalable Shared Memory Multiprocessor
We are currently developing Willow, a shared-memory multiprocessor whose design provides system capacity and performance capable of supporting over a thousand commercial microproc...
John K. Bennett, Sandhya Dwarkadas, Jay A. Greenwo...