Sciweavers

1895 search results - page 224 / 379
» Using ATL for Checking Models
Sort
View
JSAC
2011
108views more  JSAC 2011»
14 years 12 months ago
A Model-Based Approach to Cognitive Radio Design
Abstract—Cognitive radio is a promising technology for fulfilling the spectrum and service requirements of future wireless communication systems. Real experimentation is a key f...
Jorg Lotze, Suhaib A. Fahmy, Juanjo Noguera, Linda...
MICRO
2008
IEEE
137views Hardware» more  MICRO 2008»
15 years 5 months ago
Verification of chip multiprocessor memory systems using a relaxed scoreboard
Verification of chip multiprocessor memory systems remains challenging. While formal methods have been used to validate protocols, simulation is still the dominant method used to ...
Ofer Shacham, Megan Wachs, Alex Solomatnikov, Amin...
SIGSOFT
2009
ACM
16 years 5 months ago
Symbolic pruning of concurrent program executions
We propose a new algorithm for verifying concurrent programs, which uses concrete executions to partition the program into a set of lean partitions called concurrent trace program...
Chao Wang, Swarat Chaudhuri, Aarti Gupta, Yu Yang
ARTS
1997
Springer
15 years 8 months ago
The Verus Language: Representing Time Efficiently with BDDs
There have been significant advances on formal methods to verify complex systems recently. Nevertheless, these methods have not yet been accepted as a realistic alternative to the ...
Sérgio Vale Aguiar Campos, Edmund M. Clarke
ISCA
1999
IEEE
187views Hardware» more  ISCA 1999»
15 years 9 months ago
Area Efficient Architectures for Information Integrity in Cache Memories
Information integrity in cache memories is a fundamental requirement for dependable computing. Conventional architectures for enhancing cache reliability using check codes make it...
Seongwoo Kim, Arun K. Somani