Sciweavers

2065 search results - page 93 / 413
» Using Architectural Models at Runtime: Research Challenges
Sort
View
RTS
2006
106views more  RTS 2006»
15 years 4 months ago
Q-SCA: Incorporating QoS support into software communications architecture for SDR waveform processing
The Software Communications Architecture (SCA) defined by Joint Tactical Radio Systems (JTRS) is the de facto standard middleware currently adopted by the Software Defined Radio (...
Jaesoo Lee, Saehwa Kim, Jiyong Park, Seongsoo Hong
HPCA
2008
IEEE
16 years 4 months ago
Amdahl's Law in the multicore era
We apply Amdahl's Law to multicore chips using symmetric cores, asymmetric cores, and dynamic techniques that allows cores to work together on sequential execution. To Amdahl...
Mark D. Hill
CAV
2008
Springer
125views Hardware» more  CAV 2008»
15 years 6 months ago
A Practical Approach to Word Level Model Checking of Industrial Netlists
In this paper we present a word-level model checking method that attempts to speed up safety property checking of industrial netlists. Our aim is to construct an algorithm that all...
Per Bjesse
INFOCOM
2005
IEEE
15 years 10 months ago
A cost-based analysis of overlay routing geometries
— In this paper, we propose a cost-based model to evaluate the resources that each node has to contribute for participating in an overlay network. Such a cost model allows to gau...
Nicolas Christin, John Chuang
ICCD
2006
IEEE
94views Hardware» more  ICCD 2006»
16 years 1 months ago
Reliability Support for On-Chip Memories Using Networks-on-Chip
— As the geometries of the transistors reach the physical limits of operation, one of the main design challenges of Systems-on-Chips (SoCs) will be to provide dynamic (run-time) ...
Federico Angiolini, David Atienza, Srinivasan Mura...