Sciweavers

595 search results - page 45 / 119
» Using Constraints with Memory to Implement Variable Eliminat...
Sort
View
119
Voted
MICRO
1999
IEEE
108views Hardware» more  MICRO 1999»
15 years 7 months ago
Exploiting ILP in Page-based Intelligent Memory
This study compares the speed, area, and power of di erent implementations of Active Pages OCS98], an intelligent memory system which helps bridge the growing gap between processo...
Mark Oskin, Justin Hensley, Diana Keen, Frederic T...
184
Voted
BMCBI
2011
14 years 7 months ago
Acorn: A grid computing system for constraint based modeling and visualization of the genome scale metabolic reaction networks v
Background: Constraint-based approaches facilitate the prediction of cellular metabolic capabilities, based, in turn on predictions of the repertoire of enzymes encoded in the gen...
Jacek Sroka, Lukasz Bieniasz-Krzywiec, Szymon Gwoz...
RTSS
1999
IEEE
15 years 7 months ago
Design and Implementation of Statistical Rate Monotonic Scheduling in KURT Linux
Statistical Rate Monotonic Scheduling (SRMS) is a generalization of the classical RMS results of Liu and Layland [LL73] for periodic tasks with highly variable execution times and...
Alia Atlas, Azer Bestavros
127
Voted
FPGA
2000
ACM
109views FPGA» more  FPGA 2000»
15 years 7 months ago
Heterogeneous technology mapping for FPGAs with dual-port embedded memory arrays
It has become clear that on-chip storage is an essential component of high-density FPGAs. These arrays were originally intended to implement storage, but recent work has shown tha...
Steven J. E. Wilton
CODES
2005
IEEE
15 years 9 months ago
SOMA: a tool for synthesizing and optimizing memory accesses in ASICs
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
Girish Venkataramani, Tiberiu Chelcea, Seth Copen ...