643 search results - page 91 / 129 » Using Hardware Counters to Automatically Improve Memory Perf... |
127
click to vote
IEEEPACT
2006
IEEE
15 years 10 months ago
2006
IEEE
Modern out-of-order processors with non-blocking caches exploit Memory-Level Parallelism (MLP) by overlapping cache misses in a wide instruction window. The exploitation of MLP, h...
149
click to vote
CF
2010
ACM
15 years 9 months ago
2010
ACM
We develop two simple interval-based models for dynamic superscalar processors. These models allow us to: i) predict with great accuracy performance and power consumption under va...
153
Voted
DATE
2004
IEEE
15 years 8 months ago
2004
IEEE
In this paper we analyse some methodological concerns that have to be faced in a design flow which contains automatic synthesis phases from high-level, system descriptions. In par...
171
click to vote
PODC
1999
ACM
15 years 9 months ago
1999
ACM
In this paper, we describe an e cient software-only Distributed Shared Memory (DSM) consistency protocol for an unconventional but important application domain - object transactio...
146
click to vote
ASAP
2003
IEEE
15 years 10 months ago
2003
IEEE
At the Leiden Embedded Research Center, we are developing a compiler called Compaan that automatically translates signal processing applications written in Matlab into Kahn Proces...