Sciweavers

3911 search results - page 199 / 783
» Using Operational Architecture to Model Embedded Software
Sort
View
ISCA
2008
IEEE
148views Hardware» more  ISCA 2008»
16 years 26 days ago
Atomic Vector Operations on Chip Multiprocessors
The current trend is for processors to deliver dramatic improvements in parallel performance while only modestly improving serial performance. Parallel performance is harvested th...
Sanjeev Kumar, Daehyun Kim, Mikhail Smelyanskiy, Y...
PACS
2000
Springer
83views Hardware» more  PACS 2000»
15 years 10 months ago
A Comparison of Two Architectural Power Models
Reducing power, on both a per cycle basis and as the total energy used over the lifetime of an application, has become more important as small and embedded devices become increasi...
Soraya Ghiasi, Dirk Grunwald
RSP
2006
IEEE
125views Control Systems» more  RSP 2006»
16 years 14 days ago
Creation and Validation of Embedded Assertion Statecharts
This paper addresses the need to integrate formal assertions into the modeling, implementation, and testing of statechart based designs. The paper describes an iterative process f...
Doron Drusinsky, Man-tak Shing, Kadir Alpaslan Dem...
IPPS
1996
IEEE
15 years 10 months ago
Software Support for Virtual Memory-Mapped Communication
Virtual memory-mapped communication (VMMC) is a communication model providing direct data transfer between the sender's and receiver's virtual address spaces. This model...
Cezary Dubnicki, Liviu Iftode, Edward W. Felten, K...
ESTIMEDIA
2006
Springer
15 years 10 months ago
A Communication Interface for Multiprocessor Signal Processing Systems
Parallelization of embedded software is often desirable for power/performance-related considerations for computation-intensive applications that frequently occur in the signal-pro...
Sankalita Saha, Shuvra S. Bhattacharyya, Wayne Wol...