Sciweavers

3911 search results - page 202 / 783
» Using Operational Architecture to Model Embedded Software
Sort
View
CASES
2006
ACM
15 years 10 months ago
Probabilistic arithmetic and energy efficient embedded signal processing
Probabilistic arithmetic, where the ith output bit of addition and multiplication is correct with a probability pi, is shown to be a vehicle for realizing extremely energy-efficie...
Jason George, B. Marr, Bilge E. S. Akgul, Krishna ...
JSA
2010
173views more  JSA 2010»
15 years 1 months ago
Hardware/software support for adaptive work-stealing in on-chip multiprocessor
During the past few years, embedded digital systems have been requested to provide a huge amount of processing power and functionality. A very likely foreseeable step to pursue th...
Quentin L. Meunier, Frédéric P&eacut...
MICRO
2003
IEEE
258views Hardware» more  MICRO 2003»
15 years 11 months ago
LLVA: A Low-level Virtual Instruction Set Architecture
A virtual instruction set architecture (V-ISA) implemented via a processor-specific software translation layer can provide great flexibility to processor designers. Recent examp...
Vikram S. Adve, Chris Lattner, Michael Brukman, An...
ICWE
2011
Springer
14 years 10 months ago
Formal Modeling of RESTful Systems Using Finite-State Machines
Representational State Transfer (REST), as an architectural style for distributed hypermedia systems, enables scalable operation of the World Wide Web (WWW) and is the foundation f...
Ivan Zuzak, Ivan Budiselic, Goran Delac
194
Voted
MICRO
2010
IEEE
215views Hardware» more  MICRO 2010»
15 years 4 months ago
A Task-Centric Memory Model for Scalable Accelerator Architectures
This paper presents a task-centric memory model for 1000-core compute accelerators. Visual computing applications are emerging as an important class of workloads that can exploit ...
John H. Kelm, Daniel R. Johnson, Steven S. Lumetta...