Sciweavers

3911 search results - page 739 / 783
» Using Operational Architecture to Model Embedded Software
Sort
View
CISS
2008
IEEE
15 years 9 months ago
Network distribution capacity and content-pipe gap
Abstract— The growth of video content and diversification of content-sharing methods in the Internet lead to an exciting range of new problems in networking, communications, and...
Mung Chiang
HPCA
2008
IEEE
16 years 2 months ago
DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors
Increases in peak current draw and reductions in the operating voltages of processors continue to amplify the importance of dealing with voltage fluctuations in processors. Noise-...
Meeta Sharma Gupta, Krishna K. Rangan, Michael D. ...
120
Voted
ISLPED
2004
ACM
137views Hardware» more  ISLPED 2004»
15 years 7 months ago
Location cache: a low-power L2 cache system
While set-associative caches incur fewer misses than directmapped caches, they typically have slower hit times and higher power consumption, when multiple tag and data banks are p...
Rui Min, Wen-Ben Jone, Yiming Hu
ISPAN
1997
IEEE
15 years 6 months ago
A New General Purpose Parallel Database System
This paper is concerned with the transparent parallelisation of declarative database queries, based on theoretical principles. We have designed an entire database architecture sui...
Mohamad Afshar, J. Bates, Gavin M. Bierman, K. Moo...
157
Voted
IWOMP
2007
Springer
15 years 8 months ago
Supporting OpenMP on Cell
The Cell processor is a heterogeneous multi-core processor with one Power Processing Engine (PPE) core and eight Synergistic Processing Engine (SPE) cores. Each SPE has a directly...
Kevin O'Brien, Kathryn M. O'Brien, Zehra Sura, Ton...