Sciweavers

50 search results - page 6 / 10
» Using SCTP to hide latency in MPI programs
Sort
View
ISCI
1998
82views more  ISCI 1998»
14 years 11 months ago
The ParaStation Project: Using Workstations as Building Blocks for Parallel Computing
The ParaStation communication fabric provides a high-speed communicationnetwork with user-levelaccess to enable e cientparallel computing on workstation clusters. The architecture...
Thomas M. Warschko, Joachim M. Blum, Walter F. Tic...
IJPP
2010
137views more  IJPP 2010»
14 years 10 months ago
Parallel Option Price Valuations with the Explicit Finite Difference Method
Abstract. We show how computations such as those involved in American or European-style option price valuations with the explicit finite difference method can be performed in par...
Alexandros V. Gerbessiotis
ARCS
2006
Springer
15 years 3 months ago
Dynamic Dictionary-Based Data Compression for Level-1 Caches
Abstract. Data cache compression is actively studied as a venue to make better use of onchip transistors, increase apparent capacity of caches, and hide the long memory latencies. ...
Georgios Keramidas, Konstantinos Aisopos, Stefanos...
ARCS
2009
Springer
15 years 6 months ago
Improving Memory Subsystem Performance Using ViVA: Virtual Vector Architecture
The disparity between microprocessor clock frequencies and memory latency is a primary reason why many demanding applications run well below peak achievable performance. Software c...
Joseph Gebis, Leonid Oliker, John Shalf, Samuel Wi...
ASPLOS
1992
ACM
15 years 3 months ago
Design and Evaluation of a Compiler Algorithm for Prefetching
Software-controlled data prefetching is a promising technique for improving the performance of the memory subsystem to match today's high-performance processors. While prefet...
Todd C. Mowry, Monica S. Lam, Anoop Gupta