50 search results - page 7 / 10 » Using SCTP to hide latency in MPI programs |
188
click to vote
HPDC
2012
IEEE
13 years 1 days ago
2012
IEEE
Recent advances in virtualization technologies have made it feasible to host multiple virtual machines (VMs) in the same physical host and even the same CPU core, with fair share ...
ISCA
2003
IEEE
15 years 2 months ago
2003
IEEE
Despite large caches, main-memory access latencies still cause significant performance losses in many applications. Numerous hardware and software prefetching schemes tolerate th...
PDCN
2004
14 years 11 months ago
2004
It is wellknown that http servers can be programmed easier by using multithreading, i.e. each connection is dealt with by a separate thread. It is also known, e.g. from massively ...
CF
2007
ACM
15 years 1 months ago
2007
ACM
This paper presents a novel architectural technique to hide fetch latency overhead of hardware encrypted and authenticated memory. A number of recent secure processor designs have...
HPCA
1999
IEEE
15 years 2 months ago
1999
IEEE
Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse supports application-specific optimizations through...