Sciweavers

18 search results - page 4 / 4
» Using Symbolic Algebra in Algorithmic Level DSP Synthesis
Sort
View
DSD
2010
IEEE
137views Hardware» more  DSD 2010»
14 years 10 months ago
A C-to-RTL Flow as an Energy Efficient Alternative to Embedded Processors in Digital Systems
We present a high-level synthesis flow for mapping an algorithm description (in C) to a provably equivalent registertransfer level (RTL) description of hardware. This flow uses an ...
Sameer D. Sahasrabuddhe, Sreenivas Subramanian, Ku...
111
Voted
ICCAD
1995
IEEE
134views Hardware» more  ICCAD 1995»
15 years 3 months ago
A delay model for logic synthesis of continuously-sized networks
ng certain electrical noise and power constraints.Abstract: We present a new delay model for use in logic synthesis. A traditional model treats the area of a library cell as consta...
Joel Grodstein, Eric Lehman, Heather Harkness, Bil...
STTT
2008
90views more  STTT 2008»
15 years 6 days ago
A uniform framework for weighted decision diagrams and its implementation
1 This papers introduces a generic framework for OBDD variants with weighted edges. It covers many boolean and multi-valued OBDD-variants that have been studied in the literature a...
Jörn Ossowski, Christel Baier