Sciweavers

4770 search results - page 253 / 954
» Using System-on-a-Programmable-Chip Technology to Design Emb...
Sort
View
FPGA
2007
ACM
150views FPGA» more  FPGA 2007»
15 years 10 months ago
FPGA-friendly code compression for horizontal microcoded custom IPs
Shrinking time-to-market and high demand for productivity has driven traditional hardware designers to use design methodologies that start from high-level languages. However, meet...
Bita Gorjiara, Daniel Gajski
DAC
2003
ACM
16 years 5 months ago
Accurate timing analysis by modeling caches, speculation and their interaction
Schedulability analysis of real-time embedded systems requires worst case timing guarantees of embedded software performance. This involves not only language level program analysi...
Xianfeng Li, Tulika Mitra, Abhik Roychoudhury
SIES
2008
IEEE
15 years 11 months ago
Performance evaluation of a java chip-multiprocessor
—Chip multiprocessing design is an emerging trend for embedded systems. In this paper, we introduce a Java multiprocessor system-on-chip called JopCMP. It is a symmetric shared-m...
Christof Pitter, Martin Schoeberl
RTAS
2008
IEEE
15 years 11 months ago
Hybrid-priority Scheduling of Resource-Sharing Sporadic Task Systems
A hybrid scheduling algorithm is proposed, which integrates features of the Fixed Priority (FP) and Earliest Deadline First (EDF) scheduling policies. It is shown that this hybrid...
Sanjoy K. Baruah, Nathan Fisher
137
Voted
RTAS
2007
IEEE
15 years 10 months ago
Resource-Locking Durations in EDF-Scheduled Systems
The duration of time for which each application locks each shared resource is critically important in composing multiple independently-developed applications upon a shared “open...
Nathan Fisher, Marko Bertogna, Sanjoy K. Baruah