Sciweavers

4770 search results - page 701 / 954
» Using System-on-a-Programmable-Chip Technology to Design Emb...
Sort
View
HPCA
2002
IEEE
16 years 5 months ago
Evaluation of a Multithreaded Architecture for Cellular Computing
Cyclops is a new architecture for high performance parallel computers being developed at the IBM T. J. Watson Research Center. The basic cell of this architecture is a single-chip...
Calin Cascaval, José G. Castaños, Lu...
CODES
2007
IEEE
15 years 11 months ago
HW/SW co-design for Esterel processing
We present a co-synthesis approach that accelerates reactive software processing by moving the calculation of complex expressions into external combinational hardware. The startin...
Sascha Gädtke, Claus Traulsen, Reinhard von H...
CSCW
2010
ACM
15 years 10 months ago
Sending mixed signals: multilevel reputation effects in peer-to-peer lending markets
Online peer-to-peer (P2P) lending organizations enable an individual to obtain an unsecured loan from a collection of individuals without the participation of a bank. Previous res...
Benjamin C. Collier, Robert Hampshire
CODES
2009
IEEE
15 years 9 months ago
Native MPSoC co-simulation environment for software performance estimation
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
Patrice Gerin, Mian Muhammad Hamayun, Fréd&...
ITCC
2003
IEEE
15 years 10 months ago
A Learning Objects Approach to Teaching Programming
The goal of this paper is to describe a new approach to a content creation and delivery mechanism for a programming course. This approach is based on the concept of creating a lar...
Victor Adamchik, Ananda Gunawardena