Sciweavers

4770 search results - page 73 / 954
» Using System-on-a-Programmable-Chip Technology to Design Emb...
Sort
View
DELTA
2006
IEEE
15 years 9 months ago
Synthesis of Fault-Tolerant Embedded Systems with Checkpointing and Replication
We present an approach to the synthesis of fault-tolerant hard real-time systems for safety-critical applications. We use checkpointing with rollback recovery and active replicati...
Viacheslav Izosimov, Paul Pop, Petru Eles, Zebo Pe...
ISCA
2009
IEEE
189views Hardware» more  ISCA 2009»
15 years 9 months ago
Hybrid cache architecture with disparate memory technologies
Caching techniques have been an efficient mechanism for mitigating the effects of the processor-memory speed gap. Traditional multi-level SRAM-based cache hierarchies, especially...
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ra...
AINA
2008
IEEE
15 years 9 months ago
WS-BPEL Process Compiler for Resource-Constrained Embedded Systems
Process management and workflow systems play an important role in the composition of services in business as well as automation environments. Processes are designed using tools a...
Hendrik Bohn, Andreas Bobek, Frank Golatowski
ICCAD
1998
IEEE
120views Hardware» more  ICCAD 1998»
15 years 7 months ago
Communication synthesis for distributed embedded systems
Designers of distributed embedded systems face many challenges in determining the appropriate tradeoffs to make when defining a system architecture or retargeting an existing desi...
Ross B. Ortega, Gaetano Borriello
JIPS
2006
120views more  JIPS 2006»
15 years 3 months ago
Automatic Hardware/Software Interface Generation for Embedded System
: Large portion of embedded system development process is the integration of hardware and software. Unfortunately, the communication across the hardware/software boundary is tediou...
Choonho Son, Jeong-Han Yun, Hyun-Goo Kang, Taisook...