Sciweavers

259 search results - page 38 / 52
» Using Transformations and Verification in Circuit Design
Sort
View
120
Voted
ICCAD
2003
IEEE
175views Hardware» more  ICCAD 2003»
15 years 9 months ago
Path Delay Estimation using Power Supply Transient Signals: A Comparative Study using Fourier and Wavelet Analysis
Transient Signal Analysis (TSA) is a parametric device testing technique based on the analysis of dynamic (transient) current (iDDT) drawn by the core logic from the power supply ...
Abhishek Singh, Jitin Tharian, Jim Plusquellic
DATE
1999
IEEE
120views Hardware» more  DATE 1999»
15 years 4 months ago
Hardware Synthesis from C/C++ Models
Software programming languages, such as C/C++, have been used as means for specifying hardware for quite a while. Different design methodologies have exploited the advantages of f...
Giovanni De Micheli
ASPDAC
2008
ACM
200views Hardware» more  ASPDAC 2008»
15 years 2 months ago
Non-Gaussian statistical timing analysis using second-order polynomial fitting
In the nanometer manufacturing region, process variation causes significant uncertainty for circuit performance verification. Statistical static timing analysis (SSTA) is thus dev...
Lerong Cheng, Jinjun Xiong, Lei He
ENTCS
2006
176views more  ENTCS 2006»
15 years 14 days ago
Automatic Formal Synthesis of Hardware from Higher Order Logic
A compiler that automatically translates recursive function definitions in higher order logic to clocked synchronous hardware is described. Compilation is by mechanised proof in t...
Mike Gordon, Juliano Iyoda, Scott Owens, Konrad Sl...
105
Voted
CORR
2010
Springer
198views Education» more  CORR 2010»
15 years 17 days ago
Space and the Synchronic A-Ram
Space is a spatial programming language designed to exploit the massive parallelism available in a formal model of computation called the Synchronic A-Ram, and physically related ...
Alexander Victor Berka