Sciweavers

2686 search results - page 430 / 538
» Using a neural network in the software testing process
Sort
View
HIPEAC
2005
Springer
15 years 8 months ago
Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems
Abstract. Power efficiency has become a key design trade-off in embedded system designs. For system-on-a-chip embedded systems, an external bus interconnects embedded processor co...
Ke Ning, David R. Kaeli
SACMAT
2010
ACM
15 years 8 months ago
Monitoring security policies with metric first-order temporal logic
We show the practical feasibility of monitoring complex security properties using a runtime monitoring approach for metric first-order temporal logic. In particular, we show how ...
David A. Basin, Felix Klaedtke, Samuel Müller
ECLIPSE
2007
ACM
15 years 7 months ago
Declarative and visual debugging in Eclipse
We present a declarative and visual debugging environment for Eclipse called JIVE.1 Traditional debugging is procedural in that a programmer must proceed step-by-step and objectby...
Jeffrey K. Czyz, Bharat Jayaraman
DATE
2005
IEEE
167views Hardware» more  DATE 2005»
15 years 9 months ago
A New Task Model for Streaming Applications and Its Schedulability Analysis
In this paper we introduce a new task model that is specifically targeted towards representing stream processing applications. Examples of such applications are those involved in...
Samarjit Chakraborty, Lothar Thiele
123
Voted
IPSN
2007
Springer
15 years 9 months ago
Energy-optimized image communication on resource-constrained sensor platforms
Energy-efficient image communication is one of the most important goals for a large class of current and future sensor network applications. This paper presents a quantitative com...
Dong-U Lee, Hyungjin Kim, Steven Tu, Mohammad H. R...