Sciweavers

822 search results - page 86 / 165
» Using simulated annealing for producing software architectur...
Sort
View
GECCO
2004
Springer
145views Optimization» more  GECCO 2004»
15 years 7 months ago
Search Based Automatic Test-Data Generation at an Architectural Level
Abstract. The need for effective testing techniques for architectural level descriptions is widely recognised. However, due to the variety of domain-specific architectural descript...
Yuan Zhan, John A. Clark
IPPS
2010
IEEE
14 years 11 months ago
Scalable multi-pipeline architecture for high performance multi-pattern string matching
Multi-pattern string matching remains a major performance bottleneck in network intrusion detection and anti-virus systems for high-speed deep packet inspection (DPI). Although Aho...
Weirong Jiang, Yi-Hua Edward Yang, Viktor K. Prasa...
WOA
2001
15 years 3 months ago
An Agent Based Design Process for Cognitive Architectures in Robotics
Nowadays, robots have to face very complex tasks, often requiring collaboration between several individuals. As a consequence, robotics can be considered one of the most suitable ...
Antonio Chella, Massimo Cossentino, Ignazio Infant...
ASPDAC
2008
ACM
116views Hardware» more  ASPDAC 2008»
15 years 3 months ago
Faster projection based methods for circuit level verification
As VLSI fabrication technology progresses to 65nm feature sizes and smaller, transistors no longer operate as ideal switches. This motivates the verification of digital circuits us...
Chao Yan, Mark R. Greenstreet
ISCA
2011
IEEE
229views Hardware» more  ISCA 2011»
14 years 5 months ago
TLSync: support for multiple fast barriers using on-chip transmission lines
As the number of cores on a single-chip grows, scalable barrier synchronization becomes increasingly difficult to implement. In software implementations, such as the tournament ba...
Jungju Oh, Milos Prvulovic, Alenka G. Zajic