285 search results - page 36 / 57 » Using the Compiler to Improve Cache Replacement Decisions |
OOPSLA
2004
Springer
15 years 2 months ago
2004
Springer
As improvements in processor speed continue to outpace improvements in cache and memory speed, poor locality increasingly degrades performance. Because copying garbage collectors ...
105
click to vote
IPPS
1999
IEEE
15 years 1 months ago
1999
IEEE
In order to extract high levels of performance from modern parallel architectures, the effective management of deep memory hierarchies is very important. While architectural advan...
81
Voted
DATE
2005
IEEE
15 years 3 months ago
2005
IEEE
Utilizing on-chip caches in embedded multiprocessorsystem-on-a-chip (MPSoC) based systems is critical from both performance and power perspectives. While most of the prior work th...
120
click to vote
RTAS
1996
IEEE
15 years 1 months ago
1996
IEEE
Recent progress in worst case timing analysis of programs has made it possible to perform accurate timing analysis of pipelined execution and instruction caching, which is necessa...
ENTCS
2006
14 years 9 months ago
2006
We are using ML to build a compiler that does low-level optimization. To support optimizations in classic imperative style, we built a control-flow graph using mutable pointers an...