Sciweavers

352 search results - page 28 / 71
» VHDL
Sort
View
FPL
2004
Springer
142views Hardware» more  FPL 2004»
15 years 3 months ago
IP Generation for an FPGA-Based Audio DAC Sigma-Delta Converter
In this paper we describe a parameterizable FPGA-based implementation of a sigma-delta converter used in a 96kHz audio DAC. From specifications of the converter’s input bitwidth...
Ralf Ludewig, Oliver Soffke, Peter Zipf, Manfred G...
DATE
2003
IEEE
82views Hardware» more  DATE 2003»
15 years 3 months ago
A Solution for Hardware Emulation of Non Volatile Memory Macrocells
More and more the system verification makes use of hardware emulation techniques that allow a speed up in simulation performance up to thousand times. Typically, a design is comp...
Alessandro Pirola
3DIC
2009
IEEE
169views Hardware» more  3DIC 2009»
15 years 2 months ago
3-D memory organization and performance analysis for multi-processor network-on-chip architecture
Several forms of processor memory organizations have been in use to optimally access off-chip memory systems mainly the Hard disk drives (HDD). Recent trends show that the solid s...
Awet Yemane Weldezion, Zhonghai Lu, Roshan Weerase...
ISSS
2000
IEEE
144views Hardware» more  ISSS 2000»
15 years 2 months ago
Efficient Hardware Controller Synthesis for Synchronous Dataflow Graph in System Level Design
This paper concerns automatic hardware synthesis from data flow graph (DFG) specification in system level design. In the presented design methodology, each node of a data flow gra...
Hyunuk Jung, Kangnyoung Lee, Soonhoi Ha
70
Voted
FPL
1998
Springer
82views Hardware» more  FPL 1998»
15 years 1 months ago
Pebble: A Language for Parametrised and Reconfigurable Hardware Design
Abstract. Pebble is a simple language designed to improve the productivity and effectiveness of hardware design. It improves productivity by adopting reusable word-level and bit-le...
Wayne Luk, Steve McKeever