Sciweavers

352 search results - page 34 / 71
» VHDL
Sort
View
ZUM
2005
Springer
206views Formal Methods» more  ZUM 2005»
15 years 3 months ago
Component Reuse in B Using ACL2
Abstract. We present a new methodology that permits to reuse an existing hardware component that has not been developed within the B framework while maintaining a correct design ï¬...
Yann Zimmermann, Diana Toma
69
Voted
DAC
1999
ACM
15 years 2 months ago
Application of High Level Interface-Based Design to Telecommunications System Hardware
The assumption in moving system modelling to higher levels is that this improves the design process by allowing exploration of the architecture, providing an unambiguous specifica...
Dyson Wilkes, M. M. Kamal Hashmi
ASIAN
2009
Springer
252views Algorithms» more  ASIAN 2009»
14 years 10 months ago
"Logic Wins!"
Abstract. Clever algorithm design is sometimes superseded by simple encodings into logic. We apply this motto to a few case studies in the formal verification of security propertie...
Jean Goubault-Larrecq
JUCS
2008
181views more  JUCS 2008»
14 years 9 months ago
An IP Core and GUI for Implementing Multilayer Perceptron with a Fuzzy Activation Function on Configurable Logic Devices
: This paper describes the development of an Intellectual Property (IP) core in VHDL able to implement a Multilayer Perceptron (MLP) artificial neural network (ANN) topology with u...
Alfredo Rosado Muñoz, Luis Gómez-Cho...
DAC
2002
ACM
15 years 10 months ago
High-Level specification and automatic generation of IP interface monitors
A central problem in functional verification is to check that a circuit block is producing correct outputs while enforcing that the environment is providing legal inputs. To attac...
Marcio T. Oliveira, Alan J. Hu