Sciweavers

352 search results - page 46 / 71
» VHDL
Sort
View
PATMOS
2004
Springer
15 years 3 months ago
A Multi-level Validation Methodology for Wireless Network Applications
Abstract. This paper presents the validation methodology established and applied during the development of a wireless LAN application. The target of the development is the implemen...
Christos Drosos, Labros Bisdounis, Dimitris Metafa...
ASAP
2003
IEEE
153views Hardware» more  ASAP 2003»
15 years 3 months ago
Hardware Synthesis for Multi-Dimensional Time
This paper introduces basic principles for extending the classical systolic synthesis methodology to multi-dimensional time. Multi-dimensional scheduling enables complex algorithm...
Anne-Claire Guillou, Patrice Quinton, Tanguy Risse...
DATE
2003
IEEE
120views Hardware» more  DATE 2003»
15 years 3 months ago
SystemC-VHDL Co-Simulation and Synthesis in the HW Domain
Embedded systems design requires the development of complex HW modules to cope with the most stringent timing constraints of the specifications. This implies the need to update an...
Massimo Bombana, Francesco Bruschi
DATE
2003
IEEE
108views Hardware» more  DATE 2003»
15 years 3 months ago
HW/SW Partitioned Optimization and VLSI-FPGA Implementation of the MPEG-2 Video Decoder
In this paper, we propose an optimized real-time MPEG-2 video decoder. The decoder has been implemented in one FPGA device as a HW/SW partitioned system. We made time/power-consum...
Matjaz Verderber, Andrej Zemva, Damjan Lampret
ISCIS
2003
Springer
15 years 2 months ago
Design and Evaluation of a Source Routed Ad Hoc Network
Effects of network parameters on the performance of mobile ad hoc networks (MANETs) have been widely investigated. However, there are certain issues related to the hardware implem...
Faysal Basci, Hakan Terzioglu, Taskin Koçak