Search Sciweavers | Sciweavers

100

click to vote

EURODAC
1994
IEEE

148views VHDL» more EURODAC 1994»

System-Level Modeling and Verification: a Comprehensive Design Methodology

15 years 1 months ago

Download www.cad.polito.it

Paolo Camurati, Fulvio Corno, Paolo Prinetto, Cath...

claim paper

Read More »

74

click to vote

EURODAC
1995
IEEE

126views VHDL» more EURODAC 1995»

Towards verifying VHDL descriptions of processors

15 years 1 months ago

Download www.cecs.uci.edu

We present a system for the formal verication of processors which combines a computer algebra simplication tool with an object-oriented approach. It has been successfully used f...

Laurent Arditi, Hélène Collavizza

claim paper

Read More »

78

click to vote

EURODAC
1994
IEEE

117views VHDL» more EURODAC 1994»

Generating VHDL models from natural language descriptions

15 years 1 months ago

Download www.cecs.uci.edu

This paper describes two approaches to the automatic generation of behavioral VHDL models from descriptions written in natural language. Both approaches are based on a modeling st...

Walling R. Cyre, Jim Armstrong, M. Manek-Honcharik...

claim paper

Read More »

79

click to vote

EURODAC
1995
IEEE

135views VHDL» more EURODAC 1995»

A high performance VHDL simulator for large systems design

15 years 1 months ago

Download www.cs.york.ac.uk

The requirements of large system design place great demands upon the performance and diagnostic capabilities of simulation. This paper explains how these requirements have been sa...

Steve Hodgson, Zak Shaar, Andy Smith

claim paper

Read More »

96

click to vote

EURODAC
1994
IEEE

149views VHDL» more EURODAC 1994»

A flexible access control mechanism for CAD frameworks

15 years 1 months ago