Sciweavers

598 search results - page 9 / 120
» VLSI Implementation of Neural Networks
Sort
View
IWANN
2005
Springer
15 years 5 months ago
An Asynchronous 4-to-4 AER Mapper
In this paper, a fully functional prototype of an asynchronous 4-to-4 Address Event Representation (AER) mapper is presented. AER is an event driven communication protocol original...
Håvard Kolle Riis, Philipp Häfliger
GLVLSI
1996
IEEE
115views VLSI» more  GLVLSI 1996»
15 years 4 months ago
A VLSI Interconnection Network Router Using a D-CAM with Hidden Refresh
A VLSI implementation of a programmable router schemefor parallel interconnectionnetwork architectures is presented in this paper. The router executes routing
José G. Delgado-Frias, Jabulani Nyathi, Che...
IWANN
2007
Springer
15 years 6 months ago
A Software Framework for Tuning the Dynamics of Neuromorphic Silicon Towards Biology
This paper presents configuration methods for an existing neuromorphic hardware and shows first experimental results. The utilized mixed-signal VLSI1 device implements a highly a...
Daniel Brüderle, Andreas Grübl, Karlhein...
ICANN
1997
Springer
15 years 4 months ago
Real-Time Analog VLSI Sensors for 2-D Direction of Motion
Optical ow elds are a primary source of information about the visual scene in technical and biological systems. In a step towards a system for real time scene analysis we have deve...
Rainer A. Deutschmann, Charles M. Higgins, Christo...
FPL
1994
Springer
170views Hardware» more  FPL 1994»
15 years 3 months ago
A Fast FPGA Implementation of a General Purpose Neuron
The implementation of larger digital neural networks has not been possible due to the real-estate requirements of single neurons. We present an expandable digital architecture whic...
Valentina Salapura, Michael Gschwind, Oliver Maisc...