Sciweavers

70 search results - page 8 / 14
» VLSI Implementation of a Fault-Tolerant Distributed Clock Ge...
Sort
View
GLVLSI
2000
IEEE
145views VLSI» more  GLVLSI 2000»
15 years 5 months ago
CMOS system-on-a-chip voltage scaling beyond 50nm
† The limits on CMOS energy dissipation imposed by subthreshold leakage currents and by wiring capacitance are investigated for CMOS generations beyond 50nm at NTRS projected loc...
Azeez J. Bhavnagarwala, Blanca Austin, Ashok Kapoo...
ICEC
1994
147views more  ICEC 1994»
15 years 2 months ago
VLSI Circuit Synthesis Using a Parallel Genetic Algorithm
A parallel implementation of a genetic algorithm used to evolve simple analog VLSI circuits is described. The parallel computer system consisted of twenty distributed SPARC workst...
Mike Davis, Luoping Liu, John G. Elias
BMCBI
2007
187views more  BMCBI 2007»
15 years 1 months ago
BioWMS: a web-based Workflow Management System for bioinformatics
Background: An in-silico experiment can be naturally specified as a workflow of activities implementing, in a standardized environment, the process of data and control analysis. A...
Ezio Bartocci, Flavio Corradini, Emanuela Merelli,...
ICASSP
2011
IEEE
14 years 5 months ago
A flexible high-throughput hardware architecture for a gaussian noise generator
In this paper a exible, high-throughput, low-complexity additive white gaussian noise (AWGN) channel generator is presented. The proposed generator employs a Mersenne-Twister to g...
Ioannis Paraskevakos, Vassilis Paliouras
ISLPED
2010
ACM
169views Hardware» more  ISLPED 2010»
14 years 11 months ago
Distributed DVFS using rationally-related frequencies and discrete voltage levels
Abstract--As a replacement for the fast-fading GloballySynchronous model, we have defined a flexible design style called GRLS, for Globally-Ratiochronous, Locally-Synchronous, whic...
Jean-Michel Chabloz, Ahmed Hemani