Sciweavers

2449 search results - page 161 / 490
» VLSI
Sort
View
ISCAS
2006
IEEE
79views Hardware» more  ISCAS 2006»
15 years 10 months ago
Spike timing dependent adaptation for mismatch compensation
— This paper presents some circuitry for use within a visual-processing depth-recovery algorithm based upon spike timing. The accuracy of the depth calculation relies on a predic...
Katherine L. Cameron, Alan F. Murray, S. Collins
DFT
2005
IEEE
90views VLSI» more  DFT 2005»
15 years 9 months ago
On the Modeling and Analysis of Jitter in ATE Using Matlab
This paper presents a new jitter component analysis method for mixed mode VLSI chip testing in Automatic Test Equipment (ATE). The separate components are analyzed individually an...
Kyung Ki Kim, Jing Huang, Yong-Bin Kim, Fabrizio L...
ITCC
2005
IEEE
15 years 9 months ago
A Parallelized Design for an Elliptic Curve Cryptosystem Coprocessor
In many applications a software implementation of ECC (Elliptic Curve Cryptography) might be inappropriate due to performance requirements, therefore hardware implementations are ...
Fabio Sozzani, Guido Bertoni, Stefano Turcato, Luc...
DATE
2003
IEEE
101views Hardware» more  DATE 2003»
15 years 9 months ago
On Modeling Cross-Talk Faults
Circuit marginality failures in high performance VLSI circuits are projected to increase due to shrinking process geometries and high frequency design techniques. Capacitive cross...
Sujit T. Zachariah, Yi-Shing Chang, Sandip Kundu, ...
GLVLSI
2003
IEEE
229views VLSI» more  GLVLSI 2003»
15 years 9 months ago
Design issues in low-voltage high-speed current-mode logic buffers
- A current-mode logic (CML) buffer is based on a simple differential circuit. This paper investigates important problems involved in the design of a CML buffer as well as a chain ...
Payam Heydari