Sciweavers

2449 search results - page 173 / 490
» VLSI
Sort
View
CATA
2007
15 years 5 months ago
Simulated Evolution based Hybrids for Genetic Algorithm and Tabu Search
In this paper, Simulated Evolution based goodness attributes are incorporated into Tabu Search and Genetic Algorithms to enhance performance as compared to canonical strategies. I...
Sadiq M. Sait, Mohammed Faheemuddin, Mustafa I. Al...
111
Voted
NIPS
1990
15 years 5 months ago
A Delay-Line Based Motion Detection Chip
Inspired by a visual motion detection model for the rabbit retina and by a computational architecture used for early audition in the barn owl, we have designed a chip that employs...
Timothy K. Horiuchi, John Lazzaro, Andrew Moore, C...
GLVLSI
2010
IEEE
296views VLSI» more  GLVLSI 2010»
15 years 4 months ago
AOP-based high-level power estimation in SystemC
The paper presents a novel high-level power modeling and estimation framework. The approach is based on a synergic integration of aspect-oriented programming(AOP) and SystemC. Mac...
Feng Liu, QingPing Tan, Xiaoyu Song, Naeem Abbasi
ICCD
2007
IEEE
206views Hardware» more  ICCD 2007»
16 years 1 months ago
SCAFFI: An intrachip FPGA asynchronous interface based on hard macros
Building fully synchronous VLSI circuits is becoming less viable as circuit geometries evolve. However, before the adoption of purely asynchronous strategies in VLSI design, globa...
Julian J. H. Pontes, Rafael Soares, Ewerson Carval...
GLVLSI
2009
IEEE
155views VLSI» more  GLVLSI 2009»
15 years 11 months ago
Buffer design and optimization for lut-based structured ASIC design styles
The interconnection delay of pre-fabricated design style dominates circuit delay due to the heavily downstream capacitance. Buffer insertion is a widely used technique to split o...
Po-Yang Hsu, Shu-Ting Lee, Fu-Wei Chen, Yi-Yu Liu