2449 search results - page 213 / 490 » VLSI |
144
click to vote
GLVLSI
2007
IEEE
15 years 4 months ago
2007
IEEE
Given a set of placed blocks, we present an algorithm that minimally spaces the blocks to ensure routability under several assumptions. By performing a binary search on total widt...
153
click to vote
GLVLSI
2007
IEEE
15 years 4 months ago
2007
IEEE
This paper reviews the modeling of subthreshold leakage current and proposes an improved model for general series-parallel CMOS networks. The presence of on-switches in off-networ...
133
click to vote
GLVLSI
2008
IEEE
15 years 4 months ago
2008
IEEE
This paper presents an improved Tree-based architecture that unifies two unidirectional programmable networks: A predictible downward network based on the Butterfly-FatTree topolo...
142
click to vote
ALGORITHMICA
2002
15 years 4 months ago
2002
Given a directed acyclic graph with timing constraints, the budget management problem is to assigntoeachvertexanincrementaldelaysuchthatthesumofthesedelaysismaximizedwithoutviolati...
145
click to vote
VLSI
2010
Springer
15 years 2 months ago
2010
Springer
—This paper proposes a novel technique to exploit the high bandwidth offered by through silicon vias (TSVs). In the proposed approach, synchronous parallel 3D links are replaced ...