Sciweavers

2449 search results - page 256 / 490
» VLSI
Sort
View
FCCM
2009
IEEE
147views VLSI» more  FCCM 2009»
15 years 9 months ago
FPGA Accelerated Simulation of Biologically Plausible Spiking Neural Networks
Artificial neural networks are a key tool for researchers attempting to understand and replicate the behaviour and intelligence found in biological neural networks. Software simul...
David Thomas, Wayne Luk
FCCM
2009
IEEE
322views VLSI» more  FCCM 2009»
15 years 9 months ago
On-Orbit Flight Results from the Reconfigurable Cibola Flight Experiment Satellite (CFESat)
Abstract--The Cibola Flight Experiment (CFE) is an experimental small satellite developed at the Los Alamos National Laboratory to demonstrate the feasibility of using FPGA-based r...
Michael P. Caffrey, Keith Morgan, Diane Roussel-Du...
GLVLSI
2009
IEEE
151views VLSI» more  GLVLSI 2009»
15 years 9 months ago
Reliability aware NoC router architecture using input channel buffer sharing
To address the increasing demand for reliability in on-chip networks, we proposed a novel Reliability Aware Virtual channel (RAVC) NoC router micro-architecture that enables both ...
Mohammad Hossein Neishaburi, Zeljko Zilic
GLVLSI
2009
IEEE
172views VLSI» more  GLVLSI 2009»
15 years 9 months ago
Contact merging algorithm for efficient substrate noise analysis in large scale circuits
A methodology is proposed to efficiently estimate the substrate noise generated by large scale aggressor circuits. Small spatial voltage differences within the ground distribution...
Emre Salman, Renatas Jakushokas, Eby G. Friedman, ...
GLVLSI
2009
IEEE
146views VLSI» more  GLVLSI 2009»
15 years 9 months ago
A reconfigurable stochastic architecture for highly reliable computing
Mounting concerns over variability, defects and noise motivate a new approach for integrated circuits: the design of stochastic logic, that is to say, digital circuitry that opera...
Xin Li, Weikang Qian, Marc D. Riedel, Kia Bazargan...