Sciweavers

2449 search results - page 325 / 490
» VLSI
Sort
View
127
Voted
ISVLSI
2006
IEEE
82views VLSI» more  ISVLSI 2006»
15 years 11 months ago
Reliability-Aware SOC Voltage Islands Partition and Floorplan
— Based on the proposed reliability characterization model, reliability-bounded low-power design as a methodology to balance reliability enhancement and power reduction in chip d...
Shengqi Yang, Wayne Wolf, Narayanan Vijaykrishnan,...
139
Voted
ISVLSI
2006
IEEE
126views VLSI» more  ISVLSI 2006»
15 years 11 months ago
QUKU: A Two-Level Reconfigurable Architecture
FPGAs have been used for prototyping of ASICs, for low-volume ASIC replacement and for systems requiring in-field hardware upgrades. However, the potential to use dynamic reconfig...
Sunil Shukla, Neil W. Bergmann, Jürgen Becker
127
Voted
ISVLSI
2006
IEEE
95views VLSI» more  ISVLSI 2006»
15 years 11 months ago
PLAs in Quantum-dot Cellular Automata
Abstract— Research in the fields of physics, chemistry and electronics has demonstrated that Quantum-dot Cellular Automata (QCA) is a viable alternative for nano-scale computing...
Xiaobo Sharon Hu, Michael Crocker, Michael T. Niem...
125
Voted
ISVLSI
2006
IEEE
106views VLSI» more  ISVLSI 2006»
15 years 11 months ago
Self-Timed Thermally-Aware Circuits
Thermal management is becoming increasingly important in circuit designs with high power density. Circuits that overheat beyond specified operating conditions may suffer timing f...
David Fang, Filipp Akopyan, Rajit Manohar
187
Voted
ISVLSI
2006
IEEE
150views VLSI» more  ISVLSI 2006»
15 years 11 months ago
Design and Analysis of a Low Power VLIW DSP Core
Power consumption has been the primary issue in processor design, with various power reduction strategies being adopted from system-level to circuitlevel. In order to develop a po...
Chan-Hao Chang, Diana Marculescu