Sciweavers

2449 search results - page 344 / 490
» VLSI
Sort
View
IPPS
1998
IEEE
15 years 9 months ago
NTI: A Network Time Interface M-Module for High-Accuracy Clock-Synchronization
This paper? provides a description of our Network Time Interface M-Module NTI supporting high-accuracy external clock synchronization by hardware. The NTI is built around our custo...
Martin Horauer, Ulrich Schmid, Klaus Schossmaier
ISSS
1998
IEEE
96views Hardware» more  ISSS 1998»
15 years 9 months ago
Fine Grain Incremental Rescheduling Via Architectural Retiming
With the decreasing feature sizes during VLSI fabrication and the dominance of interconnect delay over that of gates, control logic and wiring no longer have a negligible impact o...
Soha Hassoun
ASPDAC
1998
ACM
74views Hardware» more  ASPDAC 1998»
15 years 9 months ago
Delay and Noise Formulas for Capacitively Coupled Distributed RC Lines
— Simple yet useful analytical formulas for delay, slope and crosstalk noise amplitude for capacitively coupled two-, three- and infinite-line systems are derived assuming bus li...
Hiroshi Kawaguchi, Takayasu Sakurai
KES
1998
Springer
15 years 9 months ago
Insect vision based motion detection
The architectural and circuit design aspects of a mixed analog/digital very large scale integration (VLSI) motion detection chip based on models of the insect visual system are des...
X. T. Nguyen
ICCAD
1997
IEEE
131views Hardware» more  ICCAD 1997»
15 years 9 months ago
COSMOS: a continuous optimization approach for maximum power estimation of CMOS circuits
Maximum instantaneous power in VLSI circuits has a great impact on circuit's reliability and the design of power and ground lines. To synthesizehighlyreliablesystems,accurate...
Chuan-Yu Wang, Kaushik Roy