Sciweavers

1663 search results - page 53 / 333
» Validation and Verification of Simulation Models
Sort
View
ISQED
2010
IEEE
126views Hardware» more  ISQED 2010»
14 years 11 months ago
Modeling and verification of industrial flash memories
We present a method to abstract, formalize, and verify industrial flash memory implementations. Flash memories contain specialized transistors, e.g., floating gate and split gate d...
Sandip Ray, Jayanta Bhadra, Thomas Portlock, Ronal...
CADE
2008
Springer
15 years 10 months ago
Exploring Model-Based Development for the Verification of Real-Time Java Code
Many safety- and security-critical systems are real-time systems and, as a result, tools and techniques for verifying real-time systems are extremely important. Simulation and test...
Niusha Hakimipour, Paul A. Strooper, Roger Duke
DEXA
2010
Springer
186views Database» more  DEXA 2010»
14 years 10 months ago
An Open Platform for Business Process Modeling and Verification
Abstract. In this paper we present the BPAL platform that includes a logicbased language for business process (BP) modeling and a reasoning mechanism providing support for several ...
Antonio De Nicola, Michele Missikoff, Maurizio Pro...
DFG
2004
Springer
15 years 1 months ago
Modeling and Formal Verification of Production Automation Systems
This paper presents the real-time model checker RAVEN and related theoretical background. RAVEN augments the efficiency of traditional symbolic model checking with possibilities to...
Jürgen Ruf, Roland J. Weiss, Thomas Kropf, Wo...
EMSOFT
2008
Springer
14 years 11 months ago
Randomized directed testing (REDIRECT) for Simulink/Stateflow models
The Simulink/Stateflow (SL/SF) environment from Mathworks is becoming the de facto standard in industry for model based development of embedded control systems. Many commercial to...
Manoranjan Satpathy, Anand Yeolekar, S. Ramesh